Code Question Option A Option B Option C Option D Answer
CS302 For A Standard Sop Expression A Is Placed In The Cell Corresponding To The Product Term (Minterm) Present In The Expression 0 1 X None Of The Given Options B
CS302 Given The State Diagram Of An Up/Down Counter We Can Find __________ The Next State Of A Given Present State The Previous State Of A Given Present State Both The Next And Previous States Of A Given State The State Diagram Shows Only The Inputs/Outputs Of A Given States A
CS302 The Encoder Is Used As A Keypad Encoder 2-To-8 Encoder 4-To-16 Encoder Bcd-To-Decimal Decimal-To-Bcd Priority D
CS302 The Prom Consists Of A Fixed Non-Programmable __________ Gate Array Configured As A Decoder And Or Not Xor A
CS302 When The Both Inputs Of Edge-Triggered J-K Flop-Flop Are Set To Logic Zero The Flop-Flop Is Triggered Q=0 And Q’=1 Q=1 And Q’=0 The Output Of Flip-Flop Remains Unchanged B
CS302 A 4-Bit Binary Up/Down Counter Is In The Binary State Zero. The Next State In The Down Mode Is__________ 0001 1111 1000 1110 B
CS302 For A Gated D-Latch If En=1 And D=1 Then Q(T+1) = ___________ 0 1 Q(T) Invalid B
CS302 Karnaugh Map Is Used In Designing A Clock A Counter An Up/Down Counter All Of The Above D
CS302 The Domain Of The Expression Ab Cd + Ab + C D + B Is A And D B Only A B C And D None Of These C
CS302 __________ Is One Of The Examples Of Synchronous Inputs J-K Input En Input Preset Input (Pre) Clear Input (Clr) A
CS302 Nor Gate Is Formed By Connecting ___________ Or Gate And Then Not Gate Not Gate And Then Or Gate And Gate And Then Or Gate Or Gate And Then And Gate A
CS302 Consider A=1 B=0 C=1. A B And C Represent The Input Of Three Bit Nand Gate The Output Of The Nand Gate Will Be Zero One Undefined No Output As Input Is Invalid B
CS302 If S=1 And R=0 Then Q(T+1) = ___________ For Positive Edge Triggered Flip-Flop 0 1 Invalid Input Is Invalid B
CS302 For A Down Counter That Counts From (111 To 000) If Current State Is 101 The Next State Will Be 111 110 010 None Of Given Options D